VHDL Sensitivity List -


i need complete sensitivy list of following question, can me out?

signal:a,b,c,x,y,z:bit comb1:process (  ....  ) begin x<=z xor b; y<= x or b; c<= , b; z<=a; b<= not z; end process; 

do need include signals ?

thanks vhdl-2008, trivial:

signal:a,b,c,x,y,z:bit comb1:process (all) begin x<=z xor b; y<= x or b; c<= , b; z<=a; b<= not z; end process; 

the vhdl-2008 keyword all includes signals read in process in sensitivity list automatically, , easier maintain explicit list.


Comments